CSE664/ELE664: VLSI Design Methods
Syllabus: Fall 2011

1. Teaching personnel
Instructor: Qinru Qiu, Department of Electrical Engineering and Computer Science
Phone: (315)443-4428                     Email: qiqiu@syr.edu
Instructor’s office hours: CST4-281, 1PM ~ 3PM Monday or by appointment

2. Class schedule
Day: Tuesday & Thursday
Location: CST 3-216
Time: 3:30PM ~ 4:50PM

3. Text Book
Optional: Weste & Harris, CMOS VLSI Design: A Circuits and Systems Perspective, 4th ed, Addison Wesley, 2010

4. Course Web Page
All instruction materials, including lecture notes, homework and lab assignments will be posted on BlackBoard@SU. Look for Blackboard announcement for important messages.

5. Description
The goal of this course is to study the process of implementing a digital system as a CMOS integrated circuit.

The course will begin with a review of the basics of CMOS transistor operation and the manufacturing process for CMOS VLSI chips. We will then study in detail the problem of implementing logic gates in CMOS. Specifically, we will cover layout, design rules and circuit families. After wards, we will examine techniques for analyzing and optimizing timing and power at the circuit level. We will study sequential elements – latches and flops – and clocking. This will be followed by an overview of datapath design: detection logic, shifters, comparators, adders and multipliers. We will also study memories, specifically the workhorse 6-T SRAM cell as well as peripheral decode logic.

The course will conclude, subject to time availability, with a survey level treatment of various topics, including advanced circuit design techniques, clock tree design, functional verification, test, design-for-test, electrical effects, packaging, and future trends.

6. Learning outcomes
After taking this course, the students should be able to:
1. Understand the functions and the properties of CMOS devices, combinational gates, and sequential circuits
2. Analyze the performance and power consumption of a digital VLSI circuit using proper device and interconnect models
3. Design functional units such as adders and multipliers using CMOS devices
4. Optimize a digital circuit with respect to different quality metrics such as cost, speed, power dissipation, and reliability
5. Use Cadence layout design and simulation tool for VLSI circuit design and analysis

7. Topics covered
1. Introductions
2. CMOS devices
3. The manufacturing process
4. Wire modeling
5. CMOS inverter
6. Combinational logic gates
7. Datapath design
8. Sequential logic gates
9. Digital circuit timing analysis
10. Designing Memory blocks

8. Grading policy
Labs: 30%
9. Homework Policy

Homework assignments are to be submitted through Blackboard website or hand to the instructor on the assignment due date. Assignments submitted after the due date will be deducted 10 points for each day late.

10. Exams

All exams must be taken at the scheduled time unless a previous arrangement (with a good reason) has been made with the instructor.

11. Attendance

You are expected to attend each class punctually and remain for the entire class period. You need to inform the instructor in advance if you expect to miss a class or leave the course before the end of the semester. If you miss class your absence will be excused by the instructor only if a doctor’s certificate or other evidence is submitted. You remain to be responsible for the work associated with the class you missed, even if your absence has a valid reason. There will be a number of unannounced popup quizzes during the semester.

12. Attendance

Cheating in any form is not tolerated, nor is assisting another person to cheat. The submission of any work by a student is taken as a guarantee that the thoughts and expressions in it are the students own except when properly credited to another. Violations of this principle include giving or receiving aid in an exam or where otherwise prohibited, fraud, plagiarism, the falsification or forgery of any record, and any other deceptive act in connection with academic work. Plagiarism is the representation of another’s words, ideas, programs, formulae, options or other products of work as one’s own work from others, since it is often not possible to determine who the originator or the copier was. Such offense will result in a failing grade “F” and a letter of reprimand in your department student file.

13. Course calendar

<table>
<thead>
<tr>
<th>Week</th>
<th>Material</th>
</tr>
</thead>
<tbody>
<tr>
<td>Week 1 ~ Week 2</td>
<td>Introduction, CMOS devices, Lab 0</td>
</tr>
<tr>
<td>(8/29 ~ 9/02)</td>
<td></td>
</tr>
<tr>
<td>Week 3 ~ Week 5</td>
<td>Manufacturing process, Wire Model, CMOS inverter, Lab 1</td>
</tr>
<tr>
<td>(9/05 ~ 9/23)</td>
<td></td>
</tr>
<tr>
<td>Week 6 ~ Week 8</td>
<td>Combinational gates, Lab 2</td>
</tr>
<tr>
<td>(9/26 ~ 10/14)</td>
<td></td>
</tr>
<tr>
<td>Week 8 ~ Week 9</td>
<td>Datapath Design, MIPS project kickoff, Lab 3</td>
</tr>
<tr>
<td>(10/17 ~ 11/04)</td>
<td></td>
</tr>
<tr>
<td>Week 10 ~ Week 11</td>
<td>Sequential Circuit and timing analysis, Lab 4, Lab 5</td>
</tr>
<tr>
<td>(11/07 ~ 11/18)</td>
<td></td>
</tr>
<tr>
<td>Week 13 ~ Week 14</td>
<td>Memory design</td>
</tr>
</tbody>
</table>
Note: The schedule might change during the semester depending on the progress of the class. All departmental, college and university regulation regarding class attendance, course drop, etc will be followed.